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Layered oxychalcogenide 
Uedaa Kazushige et al from Department of
Materials Science, Faculty of Engineering,
Kyushu Institute of Technology; the Explor-
atory Research for Advanced Technology-
Solution-Orientated Research for Science
and Technology (ERATO-SORST); Frontier
Collaborative Research Centre and the
Materials and Structures Laboratory of
Tokyo Institute of Technology, have been
working on applying the concept of materi-
als design for transparent conductive
oxides to layered oxychalcogenides. Several
p-type and n-type layered oxychalcogenides
were proposed as wide-gap semiconduc-
tors and their basic optical and electrical
properties examined.
The layered oxychalcogenides are com-
posed of ionic oxide layers and covalent
chalcogenide layers, which bring wide-gap
and conductive properties to these materi-
als, respectively. The electronic structures
of the materials were examined by normal/
inverse photoemission spectroscopy and
energy band calculations.
Results of the examinations suggest the
materials possess unique features.The lay-
ered oxychalcogenides are extremely thin
quantum wells, made of the oxide and chal-
cogenide layers or 2D chalcogenide crystals
/molecules embedded in an oxide matrix.
Observation of step-like absorption edges,
large band gap energy and large exciton
binding energy demonstrated features origi-
nating from 2D density of states and quan-
tum size effects in these layered materials.
These features, found in the layered oxy-
chalcogenides,will be extended to other
layered materials as oxypnictides and fluo-
ropnictides in future research, along with
studying applications of these materials to
optoelectronic devices. Thin Solid Films:
On-line (30 September 2005).
Cross-talk suppression in SOI
P Bainea and colleagues at the Northern
Ireland Semiconductor Research Centre,
School of Electrical & Electronic Enginee-
ring and the Institute of Electronics,
Computing & IT, School of Electrical and
Electronic Engineering, Queen’s University,
Belfast, have been examining cross talk sup-
pression.
Cross-talk between the noisy digital circuit-
ry and the highly sensitive analog circuitry
of integrated ‘system-on-a-chip’ circuits is a
serious problem. SOI substrates offer a solu-
tion for co-integration of such components
as the buried oxide (BOX) layer and pro-
vides a degree of isolation between adja-
cent circuits. But at frequencies above a
few hundred MHz, the BOX layer is trans-
parent to ac signals and cross-talk occurs
through the silicon handle wafer. Improve-
ments through use of high resistivity silicon
(HRS) handle wafers shows that the oxide
charge can induce a mobile charge at the
interface of the BOX and HRS handle wafer.
But a polycrystalline silicon layer under the
BOX traps the induced charge, so the sur-
face resistance of the HRS is uncompro-
mised. Cross-talk suppression with this SOI
technology is as effective as that obtained in
silicon-on-sapphire (SOS) control samples.
Solid-State Electronics 49, (9) 1461-1465
(Sept. 2005).
Review of SiGe HBTs on SOI 
I Z Mitrovica et al from the Department of
Electrical Engineering and Electronics,
University of Liverpool and the School of
Electronics and Computer Science, Univer-
sity of Southampton, have reviewed the
progress in SiGe HBT on SOI technology.
These are attractive for mixed signal radio
frequency (RF) applications, and have been
of increasing research interest due to their
compatibility with SOI CMOS technology.
In bipolar technology, the use of SOI sub-
strate eliminates parasitic substrate transis-
tors and associated latch-up, and has the
ability to reduce crosstalk, particularly
when combined with buried groundplanes.
Various technological SOI bipolar concepts
are reviewed with special emphasis on the
state-of-the-art SOI SiGe HBT devices in ver-
tical and lateral design. More in depth
results are shown from a UK consortium for
advanced RF platform technology, which
includes SOI SiGe HBTs. Bonded wafer 
technology was developed to allow incor-
poration of buried silicide layers, both
above and below the buried oxide. New
electrical and noise characterisation results
reduced 1/f noise in devices compared to
bulk counterparts.The lower noise is pur-
ported to arise from strain relief of the
device structure due to the elasticity of the
buried oxide layer during the high tempera-
ture epitaxial layer growth.The novel con-
cept of the silicide SOI (SSOI) SiGe HBT
technology developed for targeting a reduc-
tion in collector resistance, and suppressing
the crosstalk is outlined.The buried tung-
sten silicide layers were found to have neg-
ligible impact on junction leakage. Further
to vertical SiGe HBTs on SOI, the chal-
lenges of fabricating a lateral SOI SiGe HBT
structure are listed. Solid-State Electronics
49, (9) 1556-1567 (Sept.2005).
Heteroepi growth of GaN 
Nobuyuki Matsuki et al from Kanagawa
Academy of Science and Technology and
the Institute of Industrial Science, at the
University of Tokyo in Japan, have worked
on the epitaxial growth of gallium nitride
(GaN) on mica.They chose GaN for heter-
oepitaxial growth because its electrical and
optical properties are insensitive to defects
such as threading dislocations.
The epitaxial relationship of GaN (on mica
substrates using MBE) between films and
substrates has never been investigated. A
nitrogen plasma radical source used in MBE
growth causes damages on the substrate
surfaces.
They have found that the use of pulsed
laser deposition allows growth if high quali-
ty group III nitrides on chemically unstable
substrates such as MnO and (Mn, Zn) Fe2O4
because PLD growth proceeds in the less
reactive N2 ambient. Despite the large lat-
tice mismatch between GaN and mica, 6%
and 43% along the [100] mica and [010]
mica directions, respectively, cubic GaN
phase or 30° rotated domains are scarcely
observed in the film. Solid State Coms. 136
(6) 338-341 (Nov. 2005).
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